Vol. 23 No. 1 (2019), Electrical and computer engineering
Vol. 23 No. 1 (2019)

A A 0.58 mm2 CMOS reconfigurable sigma delta ADC for mobile WiMAX receiver

Electrical and computer engineering
Published 2019-06-24
Jihene Mallek, PhD
University of Sfax
https://orcid.org/0000-0002-9770-0462
Houda Daoud, PhD
Electronic and Information Technology Laboratory of Sfax
Rahma Aloulou, PhD
Electronic and Information Technology Laboratory of Sfax
Hassene Mnif, PhD
Electronic and Information Technology Laboratory of Sfax
Mourad Loulou, PhD
Electronic and Information Technology Laboratory of Sfax
HTML Full Text
PDF
XML

Keywords

Continuous-Time ΣΔ ADC
Mobile WiMAX
Reconfigurable ADC
Regulated Telescopic OTA
Feedback DAC.

How to Cite

A A 0.58 mm2 CMOS reconfigurable sigma delta ADC for mobile WiMAX receiver. (2019). Ingenieria Y Universidad, 23(1). https://doi.org/10.11144/Javeriana.iyu23-1.crsd
ACM ACS APA ABNT Chicago Harvard IEEE MLA Turabian Vancouver AMA

Download Citation

Endnote/Zotero/Mendeley (RIS) BibTeX
Almetrics
 
Dimensions
 

Google Scholar
 
Search GoogleScholar

Abstract

Objective: In this work the design of a fourth-order Reconfigurable Sigma Delta analog-to-digital converter (ΣΔ ADC) for 5MHz, 7MHz or 10MHz channel bandwidths are presented. Materials and methods: Our design technique aims to keep the same ADC architecture in response to multi-band and multi-mode aspects of Mobile WiMAX standard. To this end, we set each sampling frequency corresponding to each channel bandwidth, in order that the same OSR value would be kept for the different channel bandwidths. This technique is intended to optimize the power and area of the ADC that efficiently covers varying channel bandwidths. Moreover, we use the pole placement method to calculate the optimized filter coefficients of Continuous-Time Sigma-Delta (CT ΣΔ) ADC. Results and discussion: Over 5MHz, 7MHz and 10MHz channel bandwidths, the ADC achieved 72.89dB, 67.26dB and 66.47dB peak SNR values, respectively and a dynamic range of 73.5dB, 69.47dB and 66.5dB respectively with only 28mW, 28.2mW and 28.6mW power consumption respectively. Conclusions: The design of the proposed reconfigurable ADC intended for use in the mobile WiMAX standard were achieved. Moreover, the results obtained are satisfactory and are in accordance with theoretical expectations.

HTML Full Text
PDF
XML

[1] W. Hrudey and L. Trajković, “Mobile WiMAX MAC and PHY layer optimization for IPTV,” Math. Comput. Model,, vol. 53, no. 11-12, pp. 2119–2135, Jun. 2011. https://doi.org/10.1016/j.mcm.2010.08.008
[2] Marin, N. A. J. Al-Habeeb, N. Goga, A. Vasilateanu, I. B. Pavaloiu, and C. A. Boiangiu, “Improved M-Government based on mobile WiMAX,” in IEEE 21st Int. Conf. Control Syst. nComput. Sci., 2017. doi: 10.1109/CSCS.2017.12
[3] Migliorini, E. Mingozzi, and C. Vallati, “Performance evaluation of H.264/SVC video streaming over mobile WiMAX,” Comput. Netw., vol. 55, no. 15, pp. 3578–3591, Oct. 2011. doi: 10.1016/j.comnet.2011.07.012
[4] M. Roodaki, K. Raahemifar, and B. Raahemi, “Analysis of quality of services in LTE and mobile WiMAX,” Comput. Electr. Eng., vol. 40, no. 5, pp. 1508–1523, 2014. https://doi.org/10.1016/j.compeleceng.2014.04.002
[5] J. C. Fernàndez, “Design of a 16-bit 50-kHz Low-Power SC Delta-Sigma Modulator for ADC in 0.18um CMOS Technology,” Master thesis, Universitat Politècnica de Catalunya, 2016. Available: http://bit.ly/315gsng
[6] J. Snehalatha, “The design of N bit quantization sigma-delta analog to digital converter,” Int. J. Comput. Sci. Inform. Technol., vol. 6, no. 1, pp. 706–709, 2015. Available: http://bit.ly/2wwbHVZ
[7] M. Barangi, A. Beirami, H. Nejati, and W. H. Ali, “A continuous-time sigma-delta ADC with tunable pass-band for multi-standard applications,” in IEEE 56th Int. Midwest Symp. Circuits Syst., MWSCAS, 2013, pp. 633–636. doi: 10.1109/MWSCAS.2013.6674728
[8] Kanhe, B. Acharya, and R. B Deshmukh, “Design and implementation of the low power 0.64mW, 380 KHz continuous time sigma delta ADC,” in 4th Int. Conf. Emerging Trends Eng. Tech, ICETET, 2011, pp. 280–283. doi: 10.1109/ICETET.2011.68
[9] S. Parsnejad, M. Akcakaya, and G. Dundar, “A low power second order current mode continuous time sigma delta ADC with 98 dB SNDR,” in 10th Conf. Ph.D. Res. Microelectron. Electron., PRIME, 2014. doi: 10.1109/PRIME.2014.6872715
[10] H. Cai, Y. Wang, K. Liu, L. A. de B. Naviner, H. Petit, and J. F. Naviner, “Cross-layer investigation of continuous-time sigma-delta modulator under aging effects,” Microelectron. Rel., vol. 55, no. 3-4, pp. 645–653, 2015. doi: 10.1016/j.microrel.2014.11.015
[11] Rusu, “Smart ADC architectures for WiMAX and LTE radios,” in Radio Mixed Signal Integr. Syst. Summer School, RaMSiS, 2008.
[12] Rusu, “Enabling ADC technologies for WiMAX radios,” in Radio Mixed Signal Integrat. Syst. Summer School, RaMSiS, 2007.
[13] H. R. Sabouhi, M. Honarparvar, and V. Sabouhi, “A 60-μW, 98-dB SNDR and 100-dB dynamic range continuous time delta sigma modulator for biological signal processing in 0.18-μm CMOS,” J. Basic. Appl. Sci. Res., vol. 2, no, 6, pp. 5952–5963, 2012. Available: https://www.researchgate.net/publication/267827582_A_60-W_98-dB_SNDR_and_100- dB_Dynamic_Range_Continuous_Time_Delta_Sigma_Modulator_for_Biological_Signal_Proces sing_in_018-m_CMOS
[14] H. Kim, J. Lee, T. Copani, S. Bazarjani, S. Kiaei, and B. Bakkaloglu, “Adaptive blocker rejection continuous-time ΣΔ ADC for mobile WiMAX applications,” IEEE J. Solid-State Circuits, vol. 44, no. 10, pp. 2766–2779, 2009. doi: 10.1109/JSSC.2009.2028053
[15] L. Dörrer, F. Kuttner, P. Greco, and T. Hartig, “A 3-mW 74-dB SNR 2-MHz continuous-time delta-sigma ADC with a tracking ADC quantizer in 0.13-µm CMOS,” IEEE J. Solid-State Circuits, vol. 40, no. 12, pp. 2416–2427, 2005. doi: 10.1109/ISSCC.2005.1494084
[16] J. Mallek, H. Mnif, and M. Loulou, “Flexible sigma delta ADC for mobile WiMAX applications,” in 16th IEEE Mediterranean Electrotech. Conf., Mar. 2012. doi: 10.1109/MELCON.2012.6196482
[17] J. Mallek, H. Mnif, and M. Loulou, “Architectural design of multi-mode ΣΔ ADC based on pole placement method for WiMAX receiver,” in 23rd IEEE Int. Conf. Microelectron., Dec. 2011. doi: 10.1109/ICM.2011.6177363
[18] J. F. Huang, Y. Ch. Lai, W. Ch. Lai, and R. Y. Liu, “Chip design of a low-voltage wideband continuous-time sigma-delta modulator with DWA technology for WiMAX applications,” Circuits Syst. J., vol. 2, no. 3, pp. 201–209, 2011. doi: 10.4236/cs.2011.2302
[19] G. K. Balachandran, V. Srinivasan, V. Rentala, and S. Ramaswamy, “A 1.16mW 69dB SNR (1.2MHz BW) continuous time ΣΔ ADC with immunity to clock jitter,” in IEEE Custom Integr. Circuits Conf., 2010. doi: 10.1109/CICC.2010.5617455
[20] R. Tortosa, A. Aceituno, J. M. de la Rosa, A. R. Vazquez, and F. V. Fernandez, “A 12- bit@40MS/s Gm-C cascade 3-2 continuous-time sigma-delta modulator,” in IEEE Int. Symp. Circuits Syst., 2007, pp. 1–4.Available: http://hdl.handle.net/10261/3829
[21] J. Mallek, H. Mnif, H. Daoud, and M.Loulou, “A fully-differential regulated telescopic operational transconductance amplifier,” in Int. Conf. Circuits Syst. Signal Process. Commun. Comput., 2014. Available: http://bit.ly/2MpgoLZ
[22] R. Laajimi, N. Gueddah, and M. Masmoudi, “A novel design method of two-stage CMOS operational transconductance amplifier used for wireless sensor receiver,” Int. J. Comput. Appl., vol. 39, no. 11, pp. 1–11, 2012. doi: 10.5120/4861-7093
[23] S. K. Patnaik and S. Banerjee, “Noise and error analysis and optimization of a CMOS latched comparator,” in Int. Conf. Commun. Technol. Syst. De., 2011, pp. 210–217. https://doi.org/10.1016/j.proeng.2012.01.853
[24] S. Kumar and G. Kaur, “Design and performance analysis of nine stages CMOS based ring oscillator,” Int. J. VLSI Des. Commun. Syst., vol. 3, no. 3., pp. 67–69, Jun. 2012. doi: 10.5121/vlsic.2012.3306
[25] J. Choi et al., “Design of wide-bandwidth sigma-delta modulator for wireless transceivers,” in IEEE Int. Symp. Integr. Circuits, Singapore, 2009, pp. 598–601.
[26] S. W. Huang, Z. Y. Chen, C. Hung, and C. M. Chen, “A fourth order feed forward continuoustime delta-sigma ADC with 3MHz bandwidth,” in IEEE Int. Midwest Symp. Circuits Syst., 2010, pp. 33–36. doi: 10.1109/MWSCAS.2010.5548554
[27] J. Huang, Sh. Yang, and J. Yuan, “A 10-MHz bandwidth 70-dB SNDR 640MS/s continuous-time ΣΔ ADC using Gm-C filter with nonlinear feedback DAC calibration,” in IEEE Custom Integr. Circuits Conf., 2013, pp. 1–4. doi: 10.1109/CICC.2013.6658458

This journal is registered under a Creative Commons Attribution 4.0 International Public License. Thus, this work may be reproduced, distributed, and publicly shared in digital format, as long as the names of the authors and Pontificia Universidad Javeriana are acknowledged. Others are allowed to quote, adapt, transform, auto-archive, republish, and create based on this material, for any purpose (even commercial ones), provided the authorship is duly acknowledged, a link to the original work is provided, and it is specified if changes have been made. Pontificia Universidad Javeriana does not hold the rights of published works and the authors are solely responsible for the contents of their works; they keep the moral, intellectual, privacy, and publicity rights.

Approving the intervention of the work (review, copy-editing, translation, layout) and the following outreach, are granted through an use license and not through an assignment of rights. This means the journal and Pontificia Universidad Javeriana cannot be held responsible for any ethical malpractice by the authors. As a consequence of the protection granted by the use license, the journal is not required to publish recantations or modify information already published, unless the errata stems from the editorial management process. Publishing contents in this journal does not generate royalties for contributors.